ISSN (online) : 2395 - 7549

Aim and Scope
Call for Paper
Join As Reviewer
Check Status
Submit Payment
Author Guideline
Paper Format
Publication Fee



Implementation of Efficient Adder Using Multi Value Logic Technique


Prof Abhijit kalbande , PRMCEAM , Badnera


Half Adder, Full Adder,Multi Value Logic, Complementary Metal-Oxide Semiconductor


The digital logic circuits are restricted for the requirement of interconnections. This difficulty overcomes by using a big set of signals over the same chip area. Multiple-valued logic (MVL) designs contain more importance from that perspective. This paper gives the fabrication of a multiple-valued half adder and full adder circuits. This technique advantageous for large scale circuits due to which large power dissipation with increased speed can lead to the development of extremely low energy circuit’s use for the high performance required for number of applications. Multiple-valued logic (MVL) designs are gaining more advantageous from the design of a multiple-valued half adder and full adder circuits. The presented adders are design in Multiple-Valued voltage-Mode Logic (MV-VML). In quaternary half adder, quaternary logic levels are exploited for the intention of addition. Addition operation is executed with minimum number of gates and less depth of net. The design is targeted for the 0.18 μm CMOS technology. Circuit is design by using Advanced Design System software {ADS software}. In this paper we try to find area, power and speed of the design HAq / FAq without any need of conversion, and compare to existing binary circuits [HAb / FAb].

Other Details:

Manuscript Id :J4RV2I1015
Published in :Volume : 2, Issue : 1
Publication Date: 01/04/2016
Page(s): 46-50
Download Article


Paper Submission

Dear Authors,
The Paper Submission for the Current Issue has started..

Submit Manuscript Online

ISSN Number:

The ISSN Number of Journal Is

2395 - 7549

Read More

Impact Factor

The Impact Factor of Journal Is


Click here


2395 - 7549



Creative Commons License